

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(11)日本国特許庁(JP)

(12)公開特許公報 (A)

(13)特許庁公告第 8

特開平 8-125066

(14)公表日 平成 8 年 (1996) 5 月 17 日

(15)発明の名称

NO1L 23/12

23/21

図別記号

序内発明番号

F 1

図面表示箇所

A 5921-11

NO1L 23/12

審査請求 異議請求 請求項の数 4 F D (全 7 頁)

(21)出願番号

特願 86-284536

(22)出願日

平成 6 年 (1994) 10 月 26 日

(23)出願人

000002897

大日本印刷株式会社

東京都新宿区市谷江坂町一丁目 1 番 1 号

(24)発明者

八木 高

東京都新宿区市谷江坂町一丁目 1 番 1 号

大日本印刷株式会社内

(25)発明者

森田 達郎

東京都新宿区市谷江坂町一丁目 1 番 1 号

大日本印刷株式会社内

(26)代理人



弁護士 小西 修典

(54)【発明の名称】 増幅防止型半導体装置とそれを用いられるリードフレーム、及び増幅防止型半導体装置の製造方法

(57)【要約】

【目的】 更なる増幅防止型半導体装置の高集積化、高信頼化が求められている中、半導体装置パッケージライズにおけるチップの占有高を上げ、半導体装置の小型化に対応させ、同時に従来の T S O P 等の小型パッケージに類似であった更なる多ピン化を實現した増幅防止型半導体装置を提供する。

【構成】 半導体装置の端子側の面に、半導体装置の端子と電気的に接続するための内部端子部と、半導体装置の端子側の面へ固定して外部へと向く外部端子部への接続のための外部端子部と、前記内部端子部と外部端子部とを連結する増幅リード部とを一体とした複数のリード部とを、絶縁性材料層を介して、固着して設けてあり、且つ、絶縁性材料層への固着のための半田からなる外部電極を前記複数のリード部の外部端子部に連結させ、少なくとも前記半田からなる外部電極の一部は増幅部より外部へ突出させて設けている。



【基本構造と配線】

【基本項1】 半導体集積回路の配線は、半導体集積回路の導電性層に形成するための内部導電層と、半導体集積回路の導電性層へ電気的に接続するための外部導電層との形成のための外部導電層と、形成内部導電層と外部導電層とを導通する接続リード線とを一体としたリード線を形成し、絶縁層を介して、配置して設けられ、且つ、回路基板への実装のための半導体からなる外部導電層を形成するためのリードの外部導電層に導通させ、少なくとも形成半導体からなる外部導電層の一部は外部導電層より外部に露出させて設けられていることを特徴とする半導体集積回路。

【基本項2】 基本項1において、半導体集積回路の導電性層は半導体集積回路の導電性層の一部の辺の中心位置にあって配置されており、リード線は複数の導電性層を介して対向し形成一対の辺に接合されていることを特徴とする半導体集積回路。

【基本項3】 半導体集積回路の導電性層と電気的に接続するための内部導電層と、外部導電層と形成するための外部導電層と、形成内部導電層と外部導電層とを導通する接続リード線とを一体とし、外部導電層を、形成リード線を介して、リードフレーム面から露出する一方内部に露出させ、対向し形成一対の辺に接合させて形成する一方内部導電層を形成して設けられ、且つ、各外部導電層の内部で、形成リード線と導通し、一体として全体を露出する外部導電層を設けていることを特徴とするリードフレーム。

【基本項4】 半導体集積回路の導電性層に、半導体集積回路の導電性層と電気的に接続するための内部導電層と、半導体集積回路の導電性層へ電気的に接続するための外部導電層との形成のための外部導電層と、形成内部導電層と外部導電層とを導通する接続リード線とを一体とした複数のリード線とを、絶縁層を介して、配置して設けられ、且つ、回路基板への実装のための半導体からなる外部導電層を形成するためのリードの外部導電層に導通させ、少なくとも形成半導体からなる外部導電層の一部は外部導電層より外部に露出させて設けられている半導体集積回路の製造方法であって、少なくとも、(A)エッチング加工で、半導体集積回路の導電性層と電気的に接続するための内部導電層と、外部導電層と形成するための外部導電層と、形成内部導電層と外部導電層とを導通する接続リード線とを一体とし、外部導電層を、形成リード線を介して、リードフレーム面から露出する一方内部に露出させ、対向し形成一対の辺に接合させて形成する一方内部導電層を形成して設けられ、且つ、各外部導電層の内部で、形成リード線と導通し、一体として全体を露出する外部導電層を設けているリードフレームを形成する工程、(B)リードフレームの外部導電層側でない面（裏面）に材料を付け、打ち込み金型により、形成する内部導電層を形成する製造工程と製造工程に用いる装置に於

けられた材料を打ち込み、リードフレームの打ち込まれた部分が半導体集積回路の導電性層に接合するようにして、形成工程を介して、リードフレーム全面を半導体集積回路へ接合する工程、(C)リードフレームの外部導電層を含む半導体集積回路の部分を打ち込み金型により形成する工程、

(D)半導体集積回路の導電性層と、切断を介して、半導体集積回路へ接合された内部導電層の先端部とをワイヤボンディングした後に、形成により外部導電層のみに外部導電層に露出させて半導体集積回路を形成する工程、(E)形成工程に露出した外部導電層に半導体からなる外部導電層を形成する工程、とを含むことを特徴とする半導体集積回路の製造方法。

【発明の詳細な説明】

【0001】

【発明の目的】 本発明は、半導体集積回路を形成する半導体集積回路の製造工程（プラスチックパッケージ）に於いて、特に、実装位置を向上させ、且つ、多ピン化に対応する半導体集積回路とその製造方法に関する。

【0002】

【従来の技術】 近年、半導体集積回路は、高集積化、小型化、低コスト化と電子機器の高性能化と省資源化の傾向（潮流）から、LSIのASICに代替されるように、ますます高集積化、高集積化になってきている。これに伴い、リードフレームを用いた封止型の半導体集積回路プラスチックパッケージにおいても、その集積のトレンドが、SOJ (Small Outline Lead Package) や QFP (Quad Flat Package) のような高集積型のパッケージを経て、TSOP (Thin Small Outline Package) の出現による薄型化を主としたパッケージの小型化へ、さらにはパッケージ内部の3次元化によるチップ収容効率向上を目的としたLOC (Lead On Chip) の出現へと進展して来た。しかし、高集積型半導体集積回路パッケージには、高集積化、高集積化とともに、更に一層の多ピン化、薄型化、小型化が求められており、上記従来のパッケージにおいてもチップ表面部分のリードの引き出しがあるため、パッケージの小型化に障壁が見えて来た。また、TSOP等の小型パッケージにおいては、リードの引き出し、ピンピッチから多ピン化に対しても障壁が見えて来た。

【0003】

【発明が解決しようとする課題】 上記のように、従来の高集積型半導体集積回路の高集積化、高集積化が求められており、高集積型半導体集積回路パッケージの一層の多ピン化、薄型化、小型化が求められている。本発明は、このような状況のもと、半導体集積回路パッケージサイズにおけるチップの占有率を上げ、半導体集積回路の小型化に対応させ、回路基板への実装位置を向上せよ、回路基板への実装位置を向上せよとすることが出来る高集積型半導体集積回路を提供しようとするものである。また、高集積型半導体集積回路の製造工程（プラスチックパッケージ）に於いて、特に、実装位置を向上させ、且つ、多ピン化に対応する半導体集積回路とその製造方法に関する。

に従来のT S O P 系の中波ハッターンに設置であった更なる多ピン化を説明しようとするものである。

(0 0 0 4)

〔註記を省略するための手段〕本発明の配列防止型半導体装置は、半導体素子の端子側の面に、半導体素子の端子と電気的に接続するための内部端子部と、半導体素子の端子側の面へ電気して外部へと向く外部端子部への接続のための外部端子部と、上記内部端子部と外部端子部とを連絡する接続リード部とを一体とした複数のリード部とを、絶縁保護層を介して、露出させておいて、且つ、絶縁保護層への渡延のための半田からなる外部電極を上記外部端子部の各リードの外部端子部に接続させ、少なくとも上記半田からなる外部電極の一部は保護層より外部に露出させておけることを特徴とするものである。尚、上記において、内部端子部と外部端子部とを一体とした複数のリード部の配列を半導体素子の端子側面上に二次元的に配列し、外部端子部を半田ボールにて形成することによりBCA (Ball Grid Array) タイプの配列防止型半導体装置とすることとする。

〔0005〕そして、上記において、半導体素子の電子は半導体素子の電子面の一対の辺の箇中心位置上にそって配列されており、リード部は複数の電子を挟むように対向し配列一対の辺に附けられていることを特徴とするものである。また、本発明のリードフレームは、新設封止型半導体装置用のリードフレームであって、半導体素子の電子と電気的に結着するための内部電子部と、外部接続と形成するための外部電子部と、配列内部電子部と外部電子部とを近接する位置リード部とを一体とし、外部電子部を、位置リード部を介して、リードフレーム面から直交する一方の側に突出させ、対向し先端部同士で導通部を介して接続する一対の内部電子部を近接させており、且つ、各外部電子部の外側で、位置リード部と導通し、一体として全体を保持する外周部を設けていることを特徴とするものである。尚、上記リードフレームにおいて、内部電子部と外部電子部とそれを近接する位置リード部とを一体とした組みを位置リードフレーム部に二次元的に配列するして形成することによりBGA(Ball Grid Array)タイプの接合封止型半導体装置用のリードフレームとすることでも可。

〔0006〕本発明の装置は止位半導体装置の製造方法
は、半導体装置の電子側の面に、半導体装置の電子と電
気的に絶縁するための内部電子部と、半導体装置の電子
側の面へ覆設して外部へと向く外部電子部への接続のため
の外部電子部と、前記内部電子部と外部電子部とを連絡
する接続リード部とを一体とした装置のリード部とを、
絶縁性材料層を介して、固着して設けてあり、且つ、絶
縁性材料層への実装のための半導体からなる外部電極を前記
リード部の各リードの各電子部に形成する。

図 8 からなる本記録装置の一般に適用される構成に示して置けておける。以下、(A) エッチング加工にて、主磁素子の導子と電気的に隔離するための内部導子線と、外部磁区と形成するための外周導子線と、前記内部導子線と外周導子線とを覆覆する所定リード膜とを一体とし、ばね板導子線を、前記リード膜を介して、リードフレーム面から突出する一方向側に突出させ、片向き先端部同士で導子線を介して形成する一方の内部導子線を形成しておき、且つ、もう一方導子線の外面で、形成リード膜と導子線とを一体として全体を覆覆する外周膜を設けているリードフレームを作製する工程。(B) 前記リードフレームの外周導子線側でない面（裏面）に絶縁膜を設け、片向き金型により、片向する内周導子線同士を接続する導子線と該導子線に付着する保護層に設けられた絶縁膜とを打ち抜き、リードフレームの片向きされた部分が前述の導子の導子線にくるようにして、前記導子線を介して、リードフレーム全体を前述の導子へ搭載する工程。(C) リードフレームの外周膜を含む不要の部分を取り除く金型により切り除去する工程。(D) 半導体素子の導子線と、切断されて、半導体素子へ搭載された内周導子線の先端部とをワイヤボンディングした後に、樹脂により外周導子線面のみを外壁に露出させて全体を封止する工程。(E) 前記露出した外周導子線面に半導体からなる外部電極を作製する工程、とを含むことを特徴とするものである。

(0 0 0 7)

【作用】本発明の目的は、型半導体装置は、上記のような構成にすることにより、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応できるものとしている。即ち、半導体装置の内部基板への実装位置を低減し、外部基板への実装位置の向上を可能としている。詳しくは、内部端子部、外部端子部とを一体とした複数のリード部を半導体装置に直接接合させて固定し、配線外部端子部を本図からなる外部電極部を接続させていることより、装置の小型化を達成している。そして、上記本図からなる外部電極部を、半導体装置面に接合する面を二次元的に配列することにより、半導体装置の多ピン化を可能としている。本図からなる外部電極部を本図ボールとし、二次元的には外部電極部を配列した場合にはBGAタイプとなり、半導体装置の多ピン化に対応できる。また、上記において、半導体装置の端子が半導体装置の端子部の一対の辺の端中心部と上にそって配列され、リード部は複数の端子を挟むように向出し配列一対の辺に固く接合されてあり、簡単な構造とし、生産性に優れた構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記装置防止型半導体装置の製造を可能とするものであるが、通常のリードフレームと同等のエンツ

とがてら、二見線の両端に正温度はさの温度分布は、正温度リードフレームを用いて、リードフレームの外周部を除いて面（面）に加熱を施す。加熱は金型により、方向する内部部を除くを月とする温度分布と温度分布に於て温度に於ける温度の加熱とを月する。リードフレームの加熱された部分が温度分布の温度分布にくるようにして、温度分布を介して、リードフレーム全体を正温度分布へ加熱し、リードフレームの外周部を含む温度の加熱を月する金型により、温度分布と温度分布により、内部部と外周部を一致とした温度分布と温度分布により、温度分布と温度分布により、温度分布の小型化が可能な、且つ、多ピン化が可能な温度分布温度分布の作成を可能としている。

〔実施例〕本発明の断熱防止型半導体装置の実施例を以下、図にそつて説明する。図1(a)は本実施例断熱防止型半導体装置の断面図様式であり、図1(b)は装置の斜視図である。図1中、100は断熱防止型半導体装置、101は半導体素子、102はリード部、102Aは内部端子部、102Bは外部端子部、102Cは外部リード部、101Aは端子座(パッド部)、103はワイヤ、104は絶縁性材料、105は保護膜、106は半田(ペースト)からなる外装電極である。本実施例断熱防止型半導体装置は、前述するリードフレームを用いたもので、内部端子部102A、外部端子部102Bを一体としたT字型のリード部102を多数半導体素子101上に絶縁性材料104を介して形成し、且つ、外部端子部102B先に半田からなる外装電極を形成部105より外部へ突出させて設けた。パッケージ性が半導体装置の面積に拘束する断熱防止型半導体装置であり、図略基板上形成される際には、半田(ペースト)を溶解、固化して、外部端子部102Bが外装電極と電気的に接続される。本実施例断熱防止型半導体装置は、図1(b)に示すように、半導体素子101の端子座(パッド部)101Aは半導体素子の中心軸Lとは若干角向して2部づつ、中心軸Lに附て配設されてあり、リード部102は、内部端子部102Aが前記端子座(パッド部)に附った位置に半導体素子101の面の外側に中心軸を挟み対向するように配設されている。外部端子部102Bは内部端子部102Aから形成リード部102Cを介して折れて形成し、ほぼ半導体素子の側面まで延伸した位置で半導体素子面に屈折する方向に、形成リード102CがL字に曲がり、外部端子部102Bはその先方に配設し、半導体素子の面に平行な面方向で一元的に配列をしている。即ち、中心軸Lを挟み2列の外装電極102Bの配列を設けている。そして、8列の端子部103を形成部105より外部に突出させて設けている。1、絶縁性材料104としては、100μm厚のポリイミド系の熱可塑性材料PMMA122C(日本化成工業) 10

(と)を求いたが、中には、シリコン系ポリイミド(TA)715(東アークライト株式会社)やセレン化ケル素PHC8200(色川電機株式会社)等が上げられる。上記実例では、本田ベストからなる外装壳体であるが、この部分には本田ボールに代えてもよい。尚、本実例の物理的性質を述べると、上述のように、パッケージ基板が本半導体基盤の特性に依存する。面積的に小型化されたパッケージであるが、厚み方向について、 $4 \sim 10$ mm以下にすることができ、厚さ方向に硬化して居るのである。本実例内においては外装壳体部を、本半導体素子の電子部(パッド部)に附いて面に配列したが、本半導体素子の電子部の位置を二次元的に配置し、内部電子部と外部電子部との一体となった様子を推察。本半導体素子の電子部側に二次元的に配列して搭載することにより、本半導体素子の、一面の多ピン化に十分対応できる。

【0009】において、本発明のリードフレームの断面を挙げ、図1に示す。本発明のリードフレームは、上記実施例とほぼ等価に用いられたものである。図2は本発明のリードフレームの断面図を示すもので、図2中、200はリードフレーム、201は内部端子部、202は外部端子部、203は固定リード部、204は通孔部、205は外装部である。リードフレームは42合金（Ni42%のFe合金）からなり、リードフレームの厚さは、内部端子部のある厚肉部で0.05mm、外部端子部のある厚肉部で0.2mmである。内部端子部の対向する先端部同士を連結する連結部205も同肉（0.05mm厚）に形成されており、上述する本発明の構造を有する部材の打ち金型にて打ち金とし、引抜き加工されている。本実施例では外部端子部202は丸状であるが、これに限定はされない。また、リードフレーム全体として42合金を用いたがこれに限定されない。銅合金でもよい。

10010) 次に、上記実開リードフレームの製造方法を図を用いて簡単に説明する。図4は本実開リードフレームを製造した工程を示したものである。先ず、42合金(Ni42%のFe合金)からなる、厚20、2mmのリードフレーム原料300を準備し、板の両面を酸洗を行ひ、成膜処理した(図2(a))。次、リードフレーム厚300の両面に厚1μmのレジスト301を塗布し、乾燥した。(図3(b))。

たいで、リードフレーム厚は300の鋼板から所定のパ
 ターン版を用いてレジストの所定の厚分のみを露光を行
 った後、乾膜処理し、レジストパターン301Aを形成
 した。(図3(c))

本レジストとしては東京府立総合社会福祉会館のユガレジスト（PMEKレジスト）を使用した。また、レジストパターン301Aを耐腐蝕処理として、SFC、48ボートの強化繊維感度板にて、リードフレーム用3000の線径からスプレイングティングして、約0.05

の平直部が図2に示すようにリードフレームを作製した(図3(c))。図2(b)の1は、図2のA1-A2における凹部である。この凹部は、レジストを形成した後、洗浄処理を施した後、所定の箇所(内部電子部を包む領域)のみに金メッキ処理を行った。(図3(e))。尚、上記リードフレームの製造工程においては、図2(b)に示すように、厚肉部と薄肉部を形成するため、外装電子部形成面からのエッチング(露出)を多く行い、反対面側からは少なめにエッチング(露出)を行った。また、金メッキに代え、銀メッキやパラジウムメッキでも良い。上記のリードフレームの製造方法は、17の半導体装置を作製するために必要なリードフレーム17の製造方法であるが、通常は半導体装置から、リードフレーム部をエッチング加工する。図2に示すリードフレームを複数個部付けした状態で作製し、上記の工程を行う。この場合は、図2に示す外装部205の一部に露出する部(図示していない)をリードフレームの外側に露出させて部付け状態とする。

(0011)次に、上記のようにして作製されたリードフレームを用いた、本発明の露出防止型半導体装置の製造方法の実施例を図に示して説明する。図4は、本発明の露出防止型半導体装置の製造工程を示すものである。図3に示すようにして作製されたリードフレーム400の外装電子部402形成部(図部)と対向する面に、ポリイミド系熱硬化型の絶縁性材料(テープ)401(日立化成株式会社製、HM122C)を、400°C、6Kg/cm²で1.0秒間圧着して貼りつけた(図4(a))。この状態の平面図を図5に示す。この貼り付け状態型405A、405Bにて(図4(b))、対向する内部電子部の先端部を露出する露出部403と、その部分の絶縁性材料(テープ)401とを切り取った。(図4(c))。次いで、外装部404を剥離して剥離部406A、406Bを用い、外装部404を剥離する部分を切り取った(図4(d))と同時に、絶縁性材料404を介して半導体素子407上にリード部408の熱圧着を行った。(図4(e))。尚、この図4(d)に示す、剥離リードと露出してリードフレーム全体を覆っている外装部204を剥離する部分を切り取れば、露出防止した状態に付しても良い。この場合には、通常の厚肉リードフレームを用いたQFPパッケージ等のようにダムバー(図示していない)を設けると良い。リード部410を半導体素子411へ接続した後、ワイヤー414により、半導体素子の端子(パッド)411Aとリード部410の内部端子410Aとを電気的に接続した。(図4(f))。その後、所定の金型を用い、エポキシ樹脂の樹脂415でリード部410の外装電子部410Bのみを固定させ、全体を引出した。(図4(g))。ここでは、専用の金型(図示していない)を用いたが、

所定の金型(外装電子部)を用いて引出した後、エポキシ樹脂に固定せしめない。次いで、露出部分に半導体素子410B上に半導体素子をスクリーン印刷により塗布し、半田(ペースト)からなる外装部416を作製し、本発明の露出防止型半導体装置を作製した。(図4(h))。

尚、半田からなる外装部416の作製に、スクリーン印刷に限定されるものではなく、リフローまたはポッティング等でも、図4(b)と半田は露出部分の形成に必要量の半田が得られれば良い。(0012)

(発明の効果)本発明は、上記のように、更なる露出防止型半導体装置の高集積化、高信頼化が求められる状況のもと、半導体装置パッケージサイズにおけるチップの占有部を上げ、半導体装置の小型化に対応させ、図4(b)への実装部を短縮できる。即ち、図4(b)への実装部を向上させることができる半導体装置の提供を可能としたものであり、同時に従来のTSSOP等の小型パッケージに適用であった更なる多ピン化を実現した露出防止型半導体装置の提供を可能としたものである。

(図面の簡単な説明)

(図1) 本発明の露出防止型半導体装置の概略図及び平面図

(図2) 本発明のリードフレームの平面図

(図3) 本発明のリードフレームの製造工程図

(図4) 本発明の露出防止型半導体装置の製造工程図


(図5) 本発明のリードフレームに絶縁性材料を貼り付けた状態の平面図

(符号の説明)

100	露出防止型半導体装置
101	半導体素子
101A	電子部(パッド部)
102	リード部
102A	内部電子部
102B	外部電子部
102C	露出リード部
103	ワイヤ
104	絶縁性材料
105	樹脂部
106	半田(ペースト)からなる外装
200	リードフレーム
201	内部電子部
202	外部電子部
203	露出リード部
204	露出部
205	外装部
300	リードフレーム材料
301	レジスト

303A	内装電子部
303B	外装電子部
304	送信部
305	金メッキ部
306	外装部
400	リードフレーム
401	絶縁性材料(テープ)
402	外装電子部
403	送信部

(図1)




(16)


405A, 405E 1750222

405A, 405E	1750222
406A, 406B	1750222
410	リード部
410A	内装電子部
410B	外装電子部
410C	接触リード部
411	導通電子部
413A	ワイヤ
415	板部


(図2)




11



(R S)



(B 4)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame
5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

1. A resin encapsulated semiconductor device
10 comprising:
a semiconductor chip;
a plurality of leads fixedly attached to a terminal-
end surface of the semiconductor chip by an insulating
15 adhesive interposed between the semiconductor chip and the
leads, each of the leads including integral portions, that
is, an inner terminal portion adapted to be electrically
connected to an associated one of terminals of the
semiconductor chip, an outer terminal portion extending
20 outwardly in a direction orthogonal to the terminal-end
surface of the semiconductor chip and adapted to be
connected to an external circuit, and a connecting lead
portion adapted to connect the inner and outer terminal
portions to each other; and
outer electrodes each connected to the outer terminal
25 portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,
10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15 3. A lead frame comprising:
 a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to
20 be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

 each of the outer terminal portions of the leads
25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive- interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow
5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner
10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and
15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a
20 fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the
25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

5 (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

15 (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

25

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRIOR ART]

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS]

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by
a resin while allowing a surface of the lead frame toward
the outer terminal portions to be externally exposed; and
(E) forming outer electrodes made of solder on the exposed
5 lead frame surface toward the outer terminal portions.

[FUNCTIONS]

With the above mentioned configuration, the resin
encapsulated semiconductor device of the present invention
10 can increase the occupancy degree of the chip while
achieving a miniaturization thereof. That is, the resin
encapsulated semiconductor device is capable of reducing
the mounting area thereof on a circuit board and achieving
an improvement in the mounting density thereof on the
15 circuit board. In particular, the present invention
achieves a miniaturization of the semiconductor device by
fixedly attaching a plurality of leads each including an
inner terminal portion and an outer terminal portion
integral with each other to a surface of a semiconductor
20 chip by an insulating adhesive layer interposed between the
semiconductor chip and the leads, and connecting outer
electrodes made of solder to the outer terminal portions,
respectively. Also, the present invention achieves an
increase in the number of pins in the semiconductor device
25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an increased number of pins.

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings. Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 15 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 semiconductor device is mounted on a circuit board, the 25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B, a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 μ m (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably 5 used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoeakawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion
10 of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in
15 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the
20 semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which
5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes
10 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow
15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated
25 semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device
5 capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.